In this paper, we propose a system architecture for recording nerv e signals with cuff electrodes and w develop the key component in this system, the small-input, low-noise, low-pow er, high-gain. amplifier. The amplifier is implemented using a mixture of weak-and strong-inversion transistors and a special off-set compensation technique; it's performance is validated using Spice simulations.
INTRODUCTION
Ev eryyear thousands of individuals sustain a spinal cord injury ,with a significant impact on the patien t'slife. Recent efforts in biomedical engineering address the issues of electronically monitoring and stimulating paralysed extremities [I, 2, 3, 41. These techniques are already used in volunteers to regain foot control of early multiple sclyroses patients and to assist the hand grip of tetraplegic persons [2] .
Our involvement in this research is to develop implantable devices which will minimise the risk of infections by ensuring skin continuity [ 5 ] . In that way a bidirectional inductive link transmits power, control signals and feedback betw een the external control unit and the damaged nerve. This paper reports a subthreshold approach to biomedical signal amplification and nerve signal recording. An alternative approach to offset cancellation, with minimal impact at the input node, is presented which may find use in other amplifying schemes.
IMPLANTED SYSTEM
A special electrode is used in order to establish the necessary electrical contact with the nerv e. This so called cufl electrode (figure 1) has a length of 10 -20" and physically connects the nerve to the implanted electronic device [l] . The electrodes are placed around the nerv e b y the use of local anaesthesia. The contact resistance after implantation is about IkO; the nerve how ever gradually builds up a protective layer, whih increases the resistance to 5 k 0 [l] (aging process). The implanted device (figure 1) consists of an Inductiv e loop around a silicon hip and some discrete components. The control signals and the pow er needed to operate the circuit are provided by an external control unit through the skin, by the use of an inductive link.
The implanted nerv e stim ulatorhas been reported elsewhere (51. The feedbac k path must record very small (flOpV), noisy nerve signals with very tight pow er requirements (100pA) posed by the induced pow er supply. The recording circuit facilitates the identification of the exited nerv e state, b y comparing the nera signal to the background activity. Because we are not interested at the absolute value of the input signal, a 10%-15% variation of the gain or harmonic distortion can be tolerated. Even if it w as possible to record the nerve signals with large accuracy, essentially we would be monitoring the thermal noise introduced by the cuff electrode. It therefore makes sense to perform some local signal processing in order to reduce the noise:
NOISE AVERAGING
The signal recovery technique [l, 21 is similar to demodulating an amplitude modulated signal. The input is amplified, an tialiased and sampled at 10kHz. The digitised signal is rectified, low-pass filtered and downsampled thus the output results at a frequency of 20Hz, giving the e n d o p e of the input nerve signal.
The variance of the nerve signal is:
where V; and p n = E{V;} = 0 are the (stochastic) nerve signal and its mean respectively.
The rectified signal Y' is given by the equation:
were py is the mean of the rectified signal. The variance of Y' is given b y the equation:
If the nerve signal is assumed to be Gaussian then we can find py = " a n and ai = (1 -2 /~) '02.
After a veraging the rectified signal the miance is reduced by 10kHz/20Hz and the overall output has a mean value 0-7803-5482-6/99/$10.00 02000 IEEE V-281 and spread given b y:
where we have assumed uncorrelated samples and that the variance does not cbange during the 500 samples. Thus we have a signal to noise ratio from the envelope detection procedure of 29dB. Such a resolution might seem small for signal processing tasks, how ever it is adequate to eduate the state of a h uman nem.
THE P R O P O S E D A R C H I T E C T U R E
The overall system architecture is shown in figure 2 . A C coupling is used to minimise a n y DC offsets at the input (which can be hundreds of millivolts from the electrode). The f l O p V input signal is subsequently amplified 10k times to a f l O O m V signal, whic hwill be antialiased by the use of a low-pass filter with a cut off frequency of 5 k H z . An Analogue to Digital Converter (ADC) is used to digitise the signal and the digital post-processing will include band-pass filtering [2] , rectifying and averaging. The resultant samples will be transmitted by changing the load of the inductive link [6] . 
AC Amplifier Coupling

.).
Oversampling is used to suppress high frequency noise folded down in the signal band. From a power point of view, it often makes sense to k eep 1av signalto-noise ratio signal processing in the analogue domain [7] ; how ever the signal processing done after the d-aliasing filter can be made using very simple digital circuits, so in our case it makes sense to do the A/D conversion here. This also adds to the flexibility of the system. Our single pole, one capacitor filter has a 2OdBIDec response. Assuming a sampling frequency of lOOkHz (10 times the Nyquist frequency), the normalised signal will be similar to that of figure 3. A t frequencies abwe lOkHz only the thermal noise of the input amplifier is present, because the nerve signals are negligible [8, 21 and the device is shielded by the surrounding tissue [8] . The aliased thermal noise which is folded down in the signal bandwidth (400Hz to 4 k H z ) is attenuated more than 25dB compared to the in-band noise, and is therefore not important.
A M P L I F I E R
The noise introduced by the amplifier is of prime importance to signal integrity. Because of the minute signal from the electrode, it is crucial that it is amplified a lot immediately, using very few transistors (as these generate noise). The gate referred noise spectral densities of MOSFETs is approximately given by the equation:
Af
It is clear that the thermal noise can be reduced by increasing the transconductance (g,) of a transistor and that the flicker (l/f) noise can be reduced by increasing the transistor area ( W L ) . The transconductance of a MOSFET for the different modes of operation is given by: operates in subthreshold and forms the load resistor which con trols the gain of the amplifier. This gain is given by the equation:
where W,, Lt the transistor width and length, n expresses the bulk effect and is given b y:
were all the voltages are given with respect to the bulk voltage. Most of the A,1 mismatch in equation (1) is due to n variations. How everif a maximum 30% variation in all y, VTO and Q, is assumed n varies only by 5%; well within a tolerable v ariation.
The transistors M7, Ma generate vG6
to ensure that this assumption is valid:
, where VG,S, the gate, source voltage of transistor i with respect to the bulk, Idol = IdOS is given in [7] . The CMFC assumption is valid and A,1 is given b y (1). In practice I d 8 is a scaled down version of Idl, to reduce pow er consumption. Thi second amplifier has a similar topology with the first one, though all transistors operate in strong inversion because the signal levels here are too big for the subthreshold version. MI6 operates in the linear region and its effectiv evoltage defines the dynamic range of the amplifier. The noise of this amplifier referred to the input is divided by the gain A:l therefore the bias current can be significantly reduced to 1pA. The gain of the second amplifier is and is given by the equation:
ensures that v.8 = V D , S~ = ov and VGS = V G~ thus the A C coupling betv een the t w o amplifiers npbe considered, in order to minimise the effect that offsets might,have at the output. In that way an overall gain of 1% is realized in t w o stages with a gain of 100 each. Therefore the input signal is amplified from f l O p V to about k100mV.
Offset cancellation
Offsets at the output of the amplifier can be easily removed, since we are only interested at the AC component of the nerve signal. How ever the task of cancelling the offset of the first stage is critical. The typical VTO mismatch for a centroid layout of the input transistors, in the process used, is more than an order of magnitude larger than the maximum input signal. Such an offset will force the input transistors out of weak in version in to saturation due to the high gain.
Switc hing the input will introduce charge feedthrough which wll be much larger than theinput v oltage and couple charge back to the nerve which can easily be damaged. Therefore an alternativ eoffset cancellation technique must be employed. Instead of using switc hestuning the current I& is proposed. A continuous time bias control is applied to regulate the bias current by ensuring that the output of the second amplifier 4 is zero. In this case if the feedback loop is slow, the AC signal component is effectiv ely high-pass filtered. An alternative approach would require a current Digital to Analogue Converter (D A C) and a reset cycle to set the bias curren t i n regular (relatively long) intervals to ensure zero output. This approach offers extended flexibility to the circuit. This offset cancellation has an effect of introducing curren t mismathes,
(3)
However SUC h a curre& mismatch will only generate offsets and will not affect the gain to a first order approximation.
Following the method presented above it is possible to realize accurate offset cancellation, without the use of switches which will introducing dynamic input offsets. It is this offset scheme that makes the implementation of such a subthreshold amplifier possible.
Reducing pow er consumption
The power is provided by the inductive link, therefore reducing the power consumption if of a prime importance. The most energy hungry device is the subthreshold amplifier, which uses 90% of the overall curren t to suppress the input noise. There are two ways of reducing pow er consumption of this amplifier
The first is to lower the pow er supply wltage for the first amplifier. This amplifier can operate with very low supply voltage: because the input transistors operate in subthreshold and the signal levels are very small, the overall
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Figure 5. I n p u t Alter to reduce switching noise
An alternative and more pow er efficielt way, is to lower the biasing currents of the subthreshold amplifier in between the sampling intervals. The amplifier needs lps to settle down, therefore a small 5% duty cycle may be used, reducing the overall PO w er consumptionNevertheless, when the biasing current on M1,M2 increases (to suppress the input thermal noise), vsl = VSZ m ust decrease (becauseVG1 2: v G 2 U ov), introducing charge feedthrough (through the relatively large parasitic capacitors &SI, C G S~) and coupling charge back in the nerve.
The differential input scheme should minimise charge feedthrough effects and a modified input filter arrangement (figure 5) will significantly reduce this noise. This bandpass filter used for AC coupling and antialiasing, ensures that the relatively large an tialiasing capacitance ( 1 2 4 provides a large charge reserwir, which holds the gate voltages at the gate of VGSI, VGSZ constant. (Note that when switching the bias current in the amplifier, the antialiasing filter must be placed before the amplifier; external components are necessary for this solution).
V-283
SIMULATION RESULTS
A subthreshold amplifier has been simulated using the models of a 0.5pm process. Those simulations demonstrate the applicabilit y of the o vera11 design, with a view to do the $rout of a chip to test the circuit. The biasing currents I& = Id.( w ere designed to bc33 .5pA with an effective voltage of 300mV; this enables the current sources to be switched down to IPA, for saving paver, with an effective voltage of about 50mV. IS = 250nA for a maximum input voltage. The gain of the amplifier is 103 and the frequency response is shown in figure 6 . The amplifier has a 3dB cut-off frequency at 1.5MHz. This is due to the large bias currents whic hare needed for thermal noise suppression. Bias Current (uA)
Figure 7. Current tuning for offset cancellation
The offset cancellation is shown in figure 7 . A worst case A V T~ = 1mV between M I , A42 was introduced. This forces the output to become 50mV. If the current I d 4 is reduced to 32.7pA then this offset is cancelled. One can observe that the this cancellation can be made very accurate, as long as the bias con trol has a sufficieh resolution. The current mismatch AI3,.+ = 2.4%. Because te signal levels are so small, if the offset cancelling scheme is capable of keeping the amplifier at the correct bias point, distortion is much low er than what ve can tolerate.
CONCLUSIONS
In t.his paper an implantable CMOS system for recording nerv e signals w as investigated. This device will find use in restoring the mobility of human paralysed extremities. Because the signals are very small (+clOpV), the most critical component of the circuit is the amplifying stage. The use of subthreshold circuits, with large transconductance to current ratio, improved noise c haracteristics and lw-v oltage properties, operating in a constant temperature environment (37°C body temperature), make our approach feasible for the extremely tight pow er requiremerh posed by the nature of the implantable device. Relatively large offsets, distortion, or mismatches can be cancelled by the digital post processing algorithm. Nevertheless the implementation of such a subthreshold amplifier was made possible b y enswinghat an accurate threshold v oltage offset cancellation (without the use of switches which will introducing dynamic input offsets) was available. A similar bias current tuning approach may be used for offset cancellation in different amplifying schemes.
The authors finally propose tw o curren t reducing techniques, to further reduce power consumption. In that w ay more than one recording circuits may be used in an implantable device to enhance the flexibility of the device.
Presen tlytest chips are being fabricated to experimentally verify the designs proposed in this paper.
